[PATCH] D17328: [mips][microMIPS] Implement MTC*, MTHC* and DMTC* instructions

Simon Dardis via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 3 04:03:23 PST 2016


sdardis added a comment.

Instructions that access coprocessor 2 don't have a selector. The Impl field should be treated as a 5 bit register field for consistency with binutils.


http://reviews.llvm.org/D17328





More information about the llvm-commits mailing list