[PATCH] D17838: [Power9] Implement new altivec instructions: bcd* series
Chuang-Yu Cheng via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 2 18:33:00 PST 2016
cycheng created this revision.
cycheng added reviewers: nemanjai, kbarton, tjablin, hfinkel, amehsan.
cycheng added a subscriber: llvm-commits.
This patch implements the following altivec instructions:
- Decimal Convert From/to National/Zoned/Signed-QWord
bcdcfn. bcdcfz. bcdctn. bcdctz. bcdcfsq. bcdctsq.
- Decimal Copy-Sign/Set-Sign:
bcdcpsgn. bcdsetsgn.
- Decimal Shift/Unsigned-Shift/Shift-and-Round:
bcds. bcdus. bcdsr.
- Decimal (Unsigned) Truncate:
bcdtrunc. bcdutrunc.
Total 13 instructions
http://reviews.llvm.org/D17838
Files:
lib/Target/PowerPC/PPCInstrAltivec.td
lib/Target/PowerPC/PPCInstrFormats.td
lib/Target/PowerPC/README_P9.txt
test/MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt
test/MC/PowerPC/ppc64-encoding-vmx.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D17838.49697.patch
Type: text/x-patch
Size: 10496 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160303/f9b197bb/attachment.bin>
More information about the llvm-commits
mailing list