[PATCH] D16888: [mips] Addition of a third operand to the instructions [d]div, [d]divu

[Srdjan Obucina via llvm-commits]

obucina updated the summary for this revision.
obucina updated this revision to Diff 48932.
obucina added a comment.

Review changes applied. Added additional test for case when destination register is zero register.


http://reviews.llvm.org/D16888

Files:
  lib/Target/Mips/AsmParser/MipsAsmParser.cpp
  lib/Target/Mips/MipsInstrInfo.td
  test/MC/Mips/macro-ddiv.s
  test/MC/Mips/macro-ddivu.s
  test/MC/Mips/macro-div.s
  test/MC/Mips/macro-divu.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D16888.48932.patch
Type: text/x-patch
Size: 15811 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160224/3da9568d/attachment.bin>