[PATCH] D16768: [X86][AVX] Add support for 64-bit VZEXT_LOAD of 256-bit vectors to EltsFromConsecutiveLoads

[Simon Pilgrim via llvm-commits]

RKSimon updated this revision to Diff 46630.
RKSimon added a comment.

Added 512-bit vector support


Repository:
  rL LLVM

http://reviews.llvm.org/D16768

Files:
  lib/Target/X86/X86ISelLowering.cpp
  lib/Target/X86/X86InstrAVX512.td
  lib/Target/X86/X86InstrFragmentsSIMD.td
  lib/Target/X86/X86InstrSSE.td
  test/CodeGen/X86/merge-consecutive-loads-256.ll
  test/CodeGen/X86/merge-consecutive-loads-512.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D16768.46630.patch
Type: text/x-patch
Size: 48788 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160202/e431c04d/attachment.bin>