[PATCH] D15887: [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10
Chuang-Yu Cheng via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 27 21:53:02 PST 2016
- Previous message: [PATCH] D15887: [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10
- Next message: [PATCH] D15887: [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
cycheng marked 4 inline comments as done.
================
Comment at: lib/Target/PowerPC/PPCInstrAltivec.td:1258
@@ +1257,3 @@
+ "vbpermd $vD, $vA, $vB", IIC_VecFP, []>;
+// TODO: use VA1a_Int_Ty3 for intrinsic support
+def VPERMR : VAForm_1a<59, (outs vrrc:$vD), (ins vrrc:$vA, vrrc:$vB, vrrc:$vC),
----------------
kbarton wrote:
> Is this referring to adding intrinsic support for this instruction, or something else?
> This should apply to almost all of these instructions being added. Again, this is something we want to track in a separate file.
Yes, it is referring to adding intrinsic support.
http://reviews.llvm.org/D15887
- Previous message: [PATCH] D15887: [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10
- Next message: [PATCH] D15887: [Power9] Implement new altivec instructions: permute, count zero, extend sign, negate, parity, shift/rotate, mul10
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
More information about the llvm-commits
mailing list