[PATCH] D15361: Do not lower VSETCC if operand is an f16 vector

[Pirama Arumuga Nainar via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL258471: Do not lower VSETCC if operand is an f16 vector (authored by pirama).

Changed prior to commit:
  http://reviews.llvm.org/D15361?vs=42247&id=45624#toc

Repository:
  rL LLVM

http://reviews.llvm.org/D15361

Files:
  llvm/trunk/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/trunk/test/CodeGen/AArch64/fp16-v4-instructions.ll
  llvm/trunk/test/CodeGen/AArch64/fp16-v8-instructions.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D15361.45624.patch
Type: text/x-patch
Size: 11056 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160122/c3eb096c/attachment.bin>