[PATCH] D16357: X86 processors and features

[Elena Demikhovsky via llvm-commits]

delena created this revision.
delena added reviewers: kbsmith1, DavidKreitzer.
delena added subscribers: llvm-commits, m_zuckerman, igorb, AsafBadouh.
delena set the repository for this revision to rL LLVM.

Changes in X86.td:
1) I set features of Intel processors in incremental form:
    IVB = SNB + X
    HSW = IVB + X ..
2) I added Skylake client processor and defined it's features
3) FeatureADX was missing on KNL
4) Added some new features to appropriate processors SMAP, IFMA, PREFETCHWT1, VMFUNC and others


Repository:
  rL LLVM

http://reviews.llvm.org/D16357

Files:
  ../lib/Support/Host.cpp
  ../lib/Target/X86/X86.td
  ../lib/Target/X86/X86InstrInfo.td
  ../lib/Target/X86/X86Subtarget.cpp
  ../lib/Target/X86/X86Subtarget.h
  ../test/CodeGen/X86/avx512bw-intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D16357.45390.patch
Type: text/x-patch
Size: 38424 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160120/939ff710/attachment-0001.bin>