[PATCH] D15713: AVX512BW: Enable packed word shift for 512bit vector.
Igor Breger via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 22 05:13:36 PST 2015
igorb created this revision.
igorb added reviewers: delena, AsafBadouh.
igorb added a subscriber: llvm-commits.
igorb set the repository for this revision to rL LLVM.
AVX512BW: Enable packed word shift for 512bit vector. Enable lowering scalar immidiate shift v64i8 .
Fix predicate for AVX1/2 shifts. Lowering variable shift v32i8 / v16i8 with AVX512BW and VLX will be implement in different patch.
Repository:
rL LLVM
http://reviews.llvm.org/D15713
Files:
lib/Target/X86/X86ISelLowering.cpp
lib/Target/X86/X86InstrSSE.td
test/CodeGen/X86/avx-isa-check.ll
test/CodeGen/X86/vector-shift-ashr-512.ll
test/CodeGen/X86/vector-shift-lshr-512.ll
test/CodeGen/X86/vector-shift-shl-512.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D15713.43441.patch
Type: text/x-patch
Size: 86710 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151222/6f229f68/attachment-0001.bin>
More information about the llvm-commits
mailing list