nadav added a comment. Elena, We don't let the instruction Sitofp <4 x i32 > %a to <4 x f64> go through the type legalizer. We handle it as a DAGCombine optimization. DAGCombine optimizations are represented as entries in the table. -Nadav Repository: rL LLVM http://reviews.llvm.org/D15604