[PATCH] D14492: AVX512 : VMOVHPS/PD and VMOVLPS/PD implementation.

[Demikhovsky, Elena via llvm-commits]

It is not a new test that should check DAG lowering. Igor added predicates to SSE/AVX patterns in order to use the same instruction from AVX512F set.
This test runs on all targets and just checks that nothing fails (checks target predicates).

-  Elena


-----Original Message-----
From: Quentin Colombet [mailto:qcolombet at apple.com] 
Sent: Monday, November 09, 2015 22:03
To: Breger, Igor <igor.breger at intel.com>; Demikhovsky, Elena <elena.demikhovsky at intel.com>
Cc: qcolombet at apple.com; llvm-commits at lists.llvm.org
Subject: Re: [PATCH] D14492: AVX512 : VMOVHPS/PD and VMOVLPS/PD implementation.

qcolombet added a subscriber: qcolombet.

================
Comment at: test/CodeGen/X86/avx-isa-check.ll:352
@@ +351,3 @@
+  ret <2 x double> %shuffle
+}
+
----------------
Out of curiosity, what do these checks actually check?
I don’t see any CHECK lines.


Repository:
  rL LLVM

http://reviews.llvm.org/D14492



---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.