[PATCH] D14299: AMDGPU: Fix assert when legalizing atomic operands

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 3 11:05:13 PST 2015


arsenm created this revision.
arsenm added a reviewer: tstellarAMD.
arsenm added a subscriber: llvm-commits.
Herald added a subscriber: arsenm.

The operand layout is slightly different for the atomic
opcodes from the usual MUBUF loads and stores.

This should only fix it on SI/CI. VI is still broken
because it still emits the addr64 repalcement.

http://reviews.llvm.org/D14299

Files:
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstrInfo.h
  lib/Target/AMDGPU/SIInstrInfo.td
  test/CodeGen/AMDGPU/move-to-valu-atomicrmw.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D14299.39096.patch
Type: text/x-patch
Size: 6810 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151103/6c0fd206/attachment.bin>


More information about the llvm-commits mailing list