[PATCH] D14124: AMDGPU: Stop assuming vreg for build_vector

[Matt Arsenault via llvm-commits]

arsenm created this revision.
arsenm added a reviewer: tstellarAMD.
arsenm added a subscriber: llvm-commits.
Herald added a subscriber: arsenm.

This was causing a variety of test failures when v2i64
is added as a legal type.
    
SIFixSGPRCopies should correctly handle the case of vector inputs
to a scalar reg_sequence, so this isn't necessary anymore. This
was hiding some deficiencies in how reg_sequence is handled later,
but this shouldn't be a problem anymore since the register class
copy of a reg_sequence is now done before the reg_sequence.

http://reviews.llvm.org/D14124

Files:
  lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
  lib/Target/AMDGPU/SIFixSGPRCopies.cpp
  test/CodeGen/AMDGPU/split-scalar-i64-add.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D14124.38557.patch
Type: text/x-patch
Size: 6743 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151027/3bcc7f6f/attachment.bin>