[llvm] r250996 - AVX-512: Fixed a bug in select_cc for i1 type
Elena Demikhovsky via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 22 00:10:29 PDT 2015
Author: delena
Date: Thu Oct 22 02:10:29 2015
New Revision: 250996
URL: http://llvm.org/viewvc/llvm-project?rev=250996&view=rev
Log:
AVX-512: Fixed a bug in select_cc for i1 type
Fixed faiure:
LLVM ERROR: Cannot select: t33: i1 = select_cc t25, Constant:i32<0>, t45, t42, seteq:ch
added a test
Differential Revision: http://reviews.llvm.org/D13943
Modified:
llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
llvm/trunk/test/CodeGen/X86/avx512-cmp.ll
Modified: llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86ISelLowering.cpp?rev=250996&r1=250995&r2=250996&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86ISelLowering.cpp (original)
+++ llvm/trunk/lib/Target/X86/X86ISelLowering.cpp Thu Oct 22 02:10:29 2015
@@ -1328,6 +1328,7 @@ X86TargetLowering::X86TargetLowering(con
setOperationAction(ISD::BR_CC, MVT::i1, Expand);
setOperationAction(ISD::SETCC, MVT::i1, Custom);
+ setOperationAction(ISD::SELECT_CC, MVT::i1, Expand);
setOperationAction(ISD::XOR, MVT::i1, Legal);
setOperationAction(ISD::OR, MVT::i1, Legal);
setOperationAction(ISD::AND, MVT::i1, Legal);
Modified: llvm/trunk/test/CodeGen/X86/avx512-cmp.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/avx512-cmp.ll?rev=250996&r1=250995&r2=250996&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/avx512-cmp.ll (original)
+++ llvm/trunk/test/CodeGen/X86/avx512-cmp.ll Thu Oct 22 02:10:29 2015
@@ -1,4 +1,5 @@
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=knl --show-mc-encoding | FileCheck %s
+; RUN: llc < %s -mtriple=i386-apple-darwin -mcpu=knl | FileCheck %s --check-prefix AVX512-32
; CHECK-LABEL: test1
; CHECK: vucomisd {{.*}}encoding: [0x62
@@ -99,3 +100,27 @@ A:
B:
ret i32 7
}
+
+; AVX512-32-LABEL: test10
+; AVX512-32: movl 4(%esp), %ecx
+; AVX512-32: cmpl $9, (%ecx)
+; AVX512-32: seta %al
+; AVX512-32: cmpl $0, 4(%ecx)
+; AVX512-32: setg %cl
+; AVX512-32: je
+; AVX512-32: movb %cl, %al
+; AVX512-32: testb $1, %al
+
+define void @test10(i64* %i.addr) {
+
+ %x = load i64, i64* %i.addr, align 8
+ %cmp = icmp slt i64 %x, 10
+ br i1 %cmp, label %true, label %false
+
+true:
+ ret void
+
+false:
+ ret void
+}
+
More information about the llvm-commits
mailing list