[llvm] r250029 - [X86] Add XSAVE intrinsic family

Eric Christopher via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 15 15:50:51 PDT 2015


Fascinating. Thanks.

I updated some tests in clang accordingly a bit earlier today.

-eric

On Thu, Oct 15, 2015 at 3:49 PM Craig Topper <craig.topper at gmail.com> wrote:

> They all have separate CPUD flags. XSAVE seems to be added on some
> specific version of Nehalem, but not all versions. XSAVEOPT looks to have
> been added on SandyBridge. XSAVES and XSAVEC were added on Skylake. Not
> sure if the last two would ever be separated, but they have separate flags.
>
> On Thu, Oct 15, 2015 at 12:35 PM, Eric Christopher <echristo at gmail.com>
> wrote:
>
>> Out of curiosity are these all going to be separate on a processor? I.e.
>> it's not just a single family of instructions like avx, but a bunch of
>> separate features controlled by separate cpuid flags?
>>
>> -eric
>>
>> On Mon, Oct 12, 2015 at 4:49 AM Amjad Aboud via llvm-commits <
>> llvm-commits at lists.llvm.org> wrote:
>>
>>> Author: aaboud
>>> Date: Mon Oct 12 06:47:46 2015
>>> New Revision: 250029
>>>
>>> URL: http://llvm.org/viewvc/llvm-project?rev=250029&view=rev
>>> Log:
>>> [X86] Add XSAVE intrinsic family
>>>
>>> Add intrinsics for the
>>>   XSAVE instructions (XSAVE/XSAVE64/XRSTOR/XRSTOR64)
>>>   XSAVEOPT instructions (XSAVEOPT/XSAVEOPT64)
>>>   XSAVEC instructions (XSAVEC/XSAVEC64)
>>>   XSAVES instructions (XSAVES/XSAVES64/XRSTORS/XRSTORS64)
>>>
>>> Differential Revision: http://reviews.llvm.org/D13012
>>>
>>> Added:
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsave.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsavec.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaveopt.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaves.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-xsave.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-xsavec.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaveopt.ll
>>>     llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaves.ll
>>> Modified:
>>>     llvm/trunk/include/llvm/IR/IntrinsicsX86.td
>>>     llvm/trunk/lib/Support/Host.cpp
>>>     llvm/trunk/lib/Target/X86/X86.td
>>>     llvm/trunk/lib/Target/X86/X86InstrInfo.td
>>>     llvm/trunk/lib/Target/X86/X86InstrSystem.td
>>>     llvm/trunk/lib/Target/X86/X86Subtarget.cpp
>>>     llvm/trunk/lib/Target/X86/X86Subtarget.h
>>>
>>> Modified: llvm/trunk/include/llvm/IR/IntrinsicsX86.td
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/include/llvm/IR/IntrinsicsX86.td?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/include/llvm/IR/IntrinsicsX86.td (original)
>>> +++ llvm/trunk/include/llvm/IR/IntrinsicsX86.td Mon Oct 12 06:47:46 2015
>>> @@ -3801,6 +3801,35 @@ let TargetPrefix = "x86" in {  // All in
>>>  }
>>>
>>>
>>>  //===----------------------------------------------------------------------===//
>>> +// XSAVE
>>> +let TargetPrefix = "x86" in {  // All intrinsics start with "llvm.x86.".
>>> +  def int_x86_xsave :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsave64 :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xrstor :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xrstor64 :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsaveopt :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsaveopt64 :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xrstors :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xrstors64 :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsavec :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsavec64 :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsaves :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +  def int_x86_xsaves64 :
>>> +              Intrinsic<[], [llvm_ptr_ty, llvm_i32_ty, llvm_i32_ty],
>>> []>;
>>> +}
>>> +
>>>
>>> +//===----------------------------------------------------------------------===//
>>>  // Half float conversion
>>>
>>>  let TargetPrefix = "x86" in {  // All intrinsics start with "llvm.x86.".
>>>
>>> Modified: llvm/trunk/lib/Support/Host.cpp
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Support/Host.cpp?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/lib/Support/Host.cpp (original)
>>> +++ llvm/trunk/lib/Support/Host.cpp Mon Oct 12 06:47:46 2015
>>> @@ -769,6 +769,7 @@ bool sys::getHostCPUFeatures(StringMap<b
>>>    Features["movbe"]  = (ECX >> 22) & 1;
>>>    Features["popcnt"] = (ECX >> 23) & 1;
>>>    Features["aes"]    = (ECX >> 25) & 1;
>>> +  Features["xsave"]  = (ECX >> 26) & 1;
>>>    Features["rdrnd"]  = (ECX >> 30) & 1;
>>>
>>>    // If CPUID indicates support for XSAVE, XRESTORE and AVX, and XGETBV
>>> @@ -819,6 +820,14 @@ bool sys::getHostCPUFeatures(StringMap<b
>>>    Features["avx512bw"] = HasLeaf7 && ((EBX >> 30) & 1) && HasAVX512Save;
>>>    Features["avx512vl"] = HasLeaf7 && ((EBX >> 31) & 1) && HasAVX512Save;
>>>
>>> +
>>> +  bool HasLeafD = MaxLevel >= 0xd &&
>>> +    !GetX86CpuIDAndInfoEx(0xd, 0x1, &EAX, &EBX, &ECX, &EDX);
>>> +
>>> +  Features["xsaveopt"] = Features["xsave"] && HasLeafD && ((EAX >> 0) &
>>> 1);
>>> +  Features["xsavec"]   = Features["xsave"] && HasLeafD && ((EAX >> 1) &
>>> 1);
>>> +  Features["xsaves"]   = Features["xsave"] && HasLeafD && ((EAX >> 3) &
>>> 1);
>>> +
>>>    return true;
>>>  }
>>>  #elif defined(__linux__) && (defined(__arm__) || defined(__aarch64__))
>>>
>>> Modified: llvm/trunk/lib/Target/X86/X86.td
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86.td?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/lib/Target/X86/X86.td (original)
>>> +++ llvm/trunk/lib/Target/X86/X86.td Mon Oct 12 06:47:46 2015
>>> @@ -37,6 +37,18 @@ def FeatureCMOV    : SubtargetFeature<"c
>>>  def FeaturePOPCNT   : SubtargetFeature<"popcnt", "HasPOPCNT", "true",
>>>                                         "Support POPCNT instruction">;
>>>
>>> +def FeatureXSAVE   : SubtargetFeature<"xsave", "HasXSAVE", "true",
>>> +                                       "Support xsave instructions">;
>>> +
>>> +def FeatureXSAVEOPT: SubtargetFeature<"xsaveopt", "HasXSAVEOPT", "true",
>>> +                                       "Support xsaveopt instructions">;
>>> +
>>> +def FeatureXSAVEC  : SubtargetFeature<"xsavec", "HasXSAVEC", "true",
>>> +                                       "Support xsavec instructions">;
>>> +
>>> +def FeatureXSAVES  : SubtargetFeature<"xsaves", "HasXSAVES", "true",
>>> +                                       "Support xsaves instructions">;
>>> +
>>>  // The MMX subtarget feature is separate from the rest of the SSE
>>> features
>>>  // because it's important (for odd compatibility reasons) to be able to
>>>  // turn it off explicitly while allowing SSE+ to be on.
>>>
>>> Modified: llvm/trunk/lib/Target/X86/X86InstrInfo.td
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrInfo.td?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/lib/Target/X86/X86InstrInfo.td (original)
>>> +++ llvm/trunk/lib/Target/X86/X86InstrInfo.td Mon Oct 12 06:47:46 2015
>>> @@ -773,6 +773,10 @@ def NoVLX_Or_NoBWI : Predicate<"!Subtarg
>>>
>>>  def HasPOPCNT    : Predicate<"Subtarget->hasPOPCNT()">;
>>>  def HasAES       : Predicate<"Subtarget->hasAES()">;
>>> +def HasXSAVE     : Predicate<"Subtarget->hasXSAVE()">;
>>> +def HasXSAVEOPT  : Predicate<"Subtarget->hasXSAVEOPT()">;
>>> +def HasXSAVEC    : Predicate<"Subtarget->hasXSAVEC()">;
>>> +def HasXSAVES    : Predicate<"Subtarget->hasXSAVES()">;
>>>  def HasPCLMUL    : Predicate<"Subtarget->hasPCLMUL()">;
>>>  def HasFMA       : Predicate<"Subtarget->hasFMA()">;
>>>  def UseFMAOnAVX  : Predicate<"Subtarget->hasFMA() &&
>>> !Subtarget->hasAVX512()">;
>>> @@ -2635,7 +2639,9 @@ def : MnemonicAlias<"fxrstorq",  "fxrsto
>>>  def : MnemonicAlias<"xsaveq",    "xsave64",    "att">;
>>>  def : MnemonicAlias<"xrstorq",   "xrstor64",   "att">;
>>>  def : MnemonicAlias<"xsaveoptq", "xsaveopt64", "att">;
>>> -
>>> +def : MnemonicAlias<"xrstorsq",  "xrstors64",  "att">;
>>> +def : MnemonicAlias<"xsavecq",   "xsavec64",   "att">;
>>> +def : MnemonicAlias<"xsavesq",   "xsaves64",   "att">;
>>>
>>>  class CondCodeAlias<string Prefix,string Suffix, string OldCond, string
>>> NewCond,
>>>                      string VariantName>
>>>
>>> Modified: llvm/trunk/lib/Target/X86/X86InstrSystem.td
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrSystem.td?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/lib/Target/X86/X86InstrSystem.td (original)
>>> +++ llvm/trunk/lib/Target/X86/X86InstrSystem.td Mon Oct 12 06:47:46 2015
>>> @@ -478,39 +478,60 @@ def WBINVD : I<0x09, RawFrm, (outs), (in
>>>
>>>  //===----------------------------------------------------------------------===//
>>>  // XSAVE instructions
>>>  let SchedRW = [WriteSystem] in {
>>> +let Predicates = [HasXSAVE] in {
>>>  let Defs = [EDX, EAX], Uses = [ECX] in
>>>    def XGETBV : I<0x01, MRM_D0, (outs), (ins), "xgetbv", []>, TB;
>>>
>>>  let Uses = [EDX, EAX, ECX] in
>>>    def XSETBV : I<0x01, MRM_D1, (outs), (ins), "xsetbv", []>, TB;
>>> +}
>>>
>>> -let Uses = [RDX, RAX] in {
>>> -  def XSAVE : I<0xAE, MRM4m, (outs opaque512mem:$dst), (ins),
>>> -               "xsave\t$dst", []>, TB;
>>> -  def XSAVE64 : RI<0xAE, MRM4m, (outs opaque512mem:$dst), (ins),
>>> -                 "xsave64\t$dst", []>, TB, Requires<[In64BitMode]>;
>>> +let Uses = [EDX, EAX] in {
>>> +let Predicates = [HasXSAVE] in {
>>> +  def XSAVE : I<0xAE, MRM4m, (outs), (ins opaque512mem:$dst),
>>> +                "xsave\t$dst",
>>> +                [(int_x86_xsave addr:$dst, EDX, EAX)]>, TB;
>>> +  def XSAVE64 : RI<0xAE, MRM4m, (outs), (ins opaque512mem:$dst),
>>> +                   "xsave64\t$dst",
>>> +                   [(int_x86_xsave64 addr:$dst, EDX, EAX)]>, TB,
>>> Requires<[In64BitMode]>;
>>>    def XRSTOR : I<0xAE, MRM5m, (outs), (ins opaque512mem:$dst),
>>> -               "xrstor\t$dst", []>, TB;
>>> +                 "xrstor\t$dst",
>>> +                 [(int_x86_xrstor addr:$dst, EDX, EAX)]>, TB;
>>>    def XRSTOR64 : RI<0xAE, MRM5m, (outs), (ins opaque512mem:$dst),
>>> -                 "xrstor64\t$dst", []>, TB, Requires<[In64BitMode]>;
>>> -  def XSAVEOPT : I<0xAE, MRM6m, (outs opaque512mem:$dst), (ins),
>>> -                  "xsaveopt\t$dst", []>, PS;
>>> -  def XSAVEOPT64 : RI<0xAE, MRM6m, (outs opaque512mem:$dst), (ins),
>>> -                    "xsaveopt64\t$dst", []>, PS,
>>> Requires<[In64BitMode]>;
>>> -
>>> +                    "xrstor64\t$dst",
>>> +                    [(int_x86_xrstor64 addr:$dst, EDX, EAX)]>, TB,
>>> Requires<[In64BitMode]>;
>>> +}
>>> +let Predicates = [HasXSAVEOPT] in {
>>> +  def XSAVEOPT : I<0xAE, MRM6m, (outs), (ins opaque512mem:$dst),
>>> +                   "xsaveopt\t$dst",
>>> +                   [(int_x86_xsaveopt addr:$dst, EDX, EAX)]>, TB;
>>> +  def XSAVEOPT64 : RI<0xAE, MRM6m, (outs), (ins opaque512mem:$dst),
>>> +                      "xsaveopt64\t$dst",
>>> +                      [(int_x86_xsaveopt64 addr:$dst, EDX, EAX)]>, TB,
>>> Requires<[In64BitMode]>;
>>> +}
>>> +let Predicates = [HasXSAVEC] in {
>>> +  def XSAVEC : I<0xC7, MRM4m, (outs), (ins opaque512mem:$dst),
>>> +                 "xsavec\t$dst",
>>> +                 [(int_x86_xsavec addr:$dst, EDX, EAX)]>, TB;
>>> +  def XSAVEC64 : RI<0xC7, MRM4m, (outs), (ins opaque512mem:$dst),
>>> +                   "xsavec64\t$dst",
>>> +                   [(int_x86_xsavec64 addr:$dst, EDX, EAX)]>, TB,
>>> Requires<[In64BitMode]>;
>>> +}
>>> +let Predicates = [HasXSAVES] in {
>>> +  def XSAVES : I<0xC7, MRM5m, (outs), (ins opaque512mem:$dst),
>>> +                 "xsaves\t$dst",
>>> +                 [(int_x86_xsaves addr:$dst, EDX, EAX)]>, TB;
>>> +  def XSAVES64 : RI<0xC7, MRM5m, (outs), (ins opaque512mem:$dst),
>>> +                    "xsaves64\t$dst",
>>> +                    [(int_x86_xsaves64 addr:$dst, EDX, EAX)]>, TB,
>>> Requires<[In64BitMode]>;
>>>    def XRSTORS : I<0xC7, MRM3m, (outs), (ins opaque512mem:$dst),
>>> -                "xrstors\t$dst", []>, TB;
>>> +                  "xrstors\t$dst",
>>> +                  [(int_x86_xrstors addr:$dst, EDX, EAX)]>, TB;
>>>    def XRSTORS64 : RI<0xC7, MRM3m, (outs), (ins opaque512mem:$dst),
>>> -                  "xrstors64\t$dst", []>, TB, Requires<[In64BitMode]>;
>>> -  def XSAVEC : I<0xC7, MRM4m, (outs opaque512mem:$dst), (ins),
>>> -                "xsavec\t$dst", []>, TB;
>>> -  def XSAVEC64 : RI<0xC7, MRM4m, (outs opaque512mem:$dst), (ins),
>>> -                  "xsavec64\t$dst", []>, TB, Requires<[In64BitMode]>;
>>> -  def XSAVES : I<0xC7, MRM5m, (outs opaque512mem:$dst), (ins),
>>> -                "xsaves\t$dst", []>, TB;
>>> -  def XSAVES64 : RI<0xC7, MRM5m, (outs opaque512mem:$dst), (ins),
>>> -                  "xsaves64\t$dst", []>, TB, Requires<[In64BitMode]>;
>>> +                     "xrstors64\t$dst",
>>> +                     [(int_x86_xrstors64 addr:$dst, EDX, EAX)]>, TB,
>>> Requires<[In64BitMode]>;
>>>  }
>>> +} // Uses
>>>  } // SchedRW
>>>
>>>
>>>  //===----------------------------------------------------------------------===//
>>>
>>> Modified: llvm/trunk/lib/Target/X86/X86Subtarget.cpp
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86Subtarget.cpp?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/lib/Target/X86/X86Subtarget.cpp (original)
>>> +++ llvm/trunk/lib/Target/X86/X86Subtarget.cpp Mon Oct 12 06:47:46 2015
>>> @@ -236,6 +236,10 @@ void X86Subtarget::initializeEnvironment
>>>    HasPOPCNT = false;
>>>    HasSSE4A = false;
>>>    HasAES = false;
>>> +  HasXSAVE = false;
>>> +  HasXSAVEOPT = false;
>>> +  HasXSAVEC = false;
>>> +  HasXSAVES = false;
>>>    HasPCLMUL = false;
>>>    HasFMA = false;
>>>    HasFMA4 = false;
>>>
>>> Modified: llvm/trunk/lib/Target/X86/X86Subtarget.h
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86Subtarget.h?rev=250029&r1=250028&r2=250029&view=diff
>>>
>>> ==============================================================================
>>> --- llvm/trunk/lib/Target/X86/X86Subtarget.h (original)
>>> +++ llvm/trunk/lib/Target/X86/X86Subtarget.h Mon Oct 12 06:47:46 2015
>>> @@ -89,6 +89,15 @@ protected:
>>>    /// Target has AES instructions
>>>    bool HasAES;
>>>
>>> +  /// Target has XSAVE instructions
>>> +  bool HasXSAVE;
>>> +  /// Target has XSAVEOPT instructions
>>> +  bool HasXSAVEOPT;
>>> +  /// Target has XSAVEC instructions
>>> +  bool HasXSAVEC;
>>> +  /// Target has XSAVES instructions
>>> +  bool HasXSAVES;
>>> +
>>>    /// Target has carry-less multiplication
>>>    bool HasPCLMUL;
>>>
>>> @@ -339,6 +348,10 @@ public:
>>>    bool has3DNowA() const { return X863DNowLevel >= ThreeDNowA; }
>>>    bool hasPOPCNT() const { return HasPOPCNT; }
>>>    bool hasAES() const { return HasAES; }
>>> +  bool hasXSAVE() const { return HasXSAVE; }
>>> +  bool hasXSAVEOPT() const { return HasXSAVEOPT; }
>>> +  bool hasXSAVEC() const { return HasXSAVEC; }
>>> +  bool hasXSAVES() const { return HasXSAVES; }
>>>    bool hasPCLMUL() const { return HasPCLMUL; }
>>>    bool hasFMA() const { return HasFMA; }
>>>    // FIXME: Favor FMA when both are enabled. Is this the right thing to
>>> do?
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsave.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsave.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsave.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsave.ll Mon Oct 12
>>> 06:47:46 2015
>>> @@ -0,0 +1,41 @@
>>> +; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+xsave |
>>> FileCheck %s
>>> +
>>> +define void @test_xsave(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsave
>>> +; CHECK: movl  %edx, %eax
>>> +; CHECK: movl  %esi, %edx
>>> +; CHECK: xsave (%rdi)
>>> +  call void @llvm.x86.xsave(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsave(i8*, i32, i32)
>>> +
>>> +define void @test_xsave64(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsave64
>>> +; CHECK: movl    %edx, %eax
>>> +; CHECK: movl    %esi, %edx
>>> +; CHECK: xsave64 (%rdi)
>>> +  call void @llvm.x86.xsave64(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsave64(i8*, i32, i32)
>>> +
>>> +define void @test_xrstor(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xrstor
>>> +; CHECK: movl   %edx, %eax
>>> +; CHECK: movl   %esi, %edx
>>> +; CHECK: xrstor (%rdi)
>>> +  call void @llvm.x86.xrstor(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xrstor(i8*, i32, i32)
>>> +
>>> +define void @test_xrstor64(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xrstor64
>>> +; CHECK: movl     %edx, %eax
>>> +; CHECK: movl     %esi, %edx
>>> +; CHECK: xrstor64 (%rdi)
>>> +  call void @llvm.x86.xrstor64(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xrstor64(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsavec.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsavec.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsavec.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsavec.ll Mon Oct
>>> 12 06:47:46 2015
>>> @@ -0,0 +1,21 @@
>>> +; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+xsave,+xsavec |
>>> FileCheck %s
>>> +
>>> +define void @test_xsavec(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsavec
>>> +; CHECK: movl   %edx, %eax
>>> +; CHECK: movl   %esi, %edx
>>> +; CHECK: xsavec (%rdi)
>>> +  call void @llvm.x86.xsavec(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsavec(i8*, i32, i32)
>>> +
>>> +define void @test_xsavec64(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsavec64
>>> +; CHECK: movl     %edx, %eax
>>> +; CHECK: movl     %esi, %edx
>>> +; CHECK: xsavec64 (%rdi)
>>> +  call void @llvm.x86.xsavec64(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsavec64(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaveopt.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaveopt.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaveopt.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaveopt.ll Mon Oct
>>> 12 06:47:46 2015
>>> @@ -0,0 +1,21 @@
>>> +; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+xsaveopt |
>>> FileCheck %s
>>> +
>>> +define void @test_xsaveopt(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsaveopt
>>> +; CHECK: movl     %edx, %eax
>>> +; CHECK: movl     %esi, %edx
>>> +; CHECK: xsaveopt (%rdi)
>>> +  call void @llvm.x86.xsaveopt(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsaveopt(i8*, i32, i32)
>>> +
>>> +define void @test_xsaveopt64(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsaveopt64
>>> +; CHECK: movl       %edx, %eax
>>> +; CHECK: movl       %esi, %edx
>>> +; CHECK: xsaveopt64 (%rdi)
>>> +  call void @llvm.x86.xsaveopt64(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsaveopt64(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaves.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaves.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaves.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-64-xsaves.ll Mon Oct
>>> 12 06:47:46 2015
>>> @@ -0,0 +1,41 @@
>>> +; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+xsave,+xsaves |
>>> FileCheck %s
>>> +
>>> +define void @test_xsaves(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsaves
>>> +; CHECK: movl   %edx, %eax
>>> +; CHECK: movl   %esi, %edx
>>> +; CHECK: xsaves (%rdi)
>>> +  call void @llvm.x86.xsaves(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsaves(i8*, i32, i32)
>>> +
>>> +define void @test_xsaves64(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsaves64
>>> +; CHECK: movl     %edx, %eax
>>> +; CHECK: movl     %esi, %edx
>>> +; CHECK: xsaves64 (%rdi)
>>> +  call void @llvm.x86.xsaves64(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsaves64(i8*, i32, i32)
>>> +
>>> +define void @test_xrstors(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xrstors
>>> +; CHECK: movl    %edx, %eax
>>> +; CHECK: movl    %esi, %edx
>>> +; CHECK: xrstors (%rdi)
>>> +  call void @llvm.x86.xrstors(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xrstors(i8*, i32, i32)
>>> +
>>> +define void @test_xrstors64(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xrstors64
>>> +; CHECK: movl      %edx, %eax
>>> +; CHECK: movl      %esi, %edx
>>> +; CHECK: xrstors64 (%rdi)
>>> +  call void @llvm.x86.xrstors64(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xrstors64(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-xsave.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-xsave.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-xsave.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-xsave.ll Mon Oct 12
>>> 06:47:46 2015
>>> @@ -0,0 +1,23 @@
>>> +; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+xsave | FileCheck
>>> %s
>>> +
>>> +define void @test_xsave(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsave
>>> +; CHECK: movl  8(%esp), %edx
>>> +; CHECK: movl  12(%esp), %eax
>>> +; CHECK: movl  4(%esp), %ecx
>>> +; CHECK: xsave (%ecx)
>>> +  call void @llvm.x86.xsave(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsave(i8*, i32, i32)
>>> +
>>> +define void @test_xrstor(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xrstor
>>> +; CHECK: movl   8(%esp), %edx
>>> +; CHECK: movl   12(%esp), %eax
>>> +; CHECK: movl   4(%esp), %ecx
>>> +; CHECK: xrstor (%ecx)
>>> +  call void @llvm.x86.xrstor(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xrstor(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-xsavec.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-xsavec.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-xsavec.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-xsavec.ll Mon Oct 12
>>> 06:47:46 2015
>>> @@ -0,0 +1,12 @@
>>> +; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+xsave,+xsavec |
>>> FileCheck %s
>>> +
>>> +define void @test_xsavec(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsavec
>>> +; CHECK: movl   8(%esp), %edx
>>> +; CHECK: movl   12(%esp), %eax
>>> +; CHECK: movl   4(%esp), %ecx
>>> +; CHECK: xsavec (%ecx)
>>> +  call void @llvm.x86.xsavec(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsavec(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaveopt.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaveopt.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaveopt.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaveopt.ll Mon Oct 12
>>> 06:47:46 2015
>>> @@ -0,0 +1,12 @@
>>> +; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+xsave,+xsaveopt |
>>> FileCheck %s
>>> +
>>> +define void @test_xsaveopt(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsaveopt
>>> +; CHECK: movl     8(%esp), %edx
>>> +; CHECK: movl     12(%esp), %eax
>>> +; CHECK: movl     4(%esp), %ecx
>>> +; CHECK: xsaveopt (%ecx)
>>> +  call void @llvm.x86.xsaveopt(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsaveopt(i8*, i32, i32)
>>>
>>> Added: llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaves.ll
>>> URL:
>>> http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaves.ll?rev=250029&view=auto
>>>
>>> ==============================================================================
>>> --- llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaves.ll (added)
>>> +++ llvm/trunk/test/CodeGen/X86/system-intrinsics-xsaves.ll Mon Oct 12
>>> 06:47:46 2015
>>> @@ -0,0 +1,23 @@
>>> +; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+xsave,+xsaves |
>>> FileCheck %s
>>> +
>>> +define void @test_xsaves(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xsaves
>>> +; CHECK: movl   8(%esp), %edx
>>> +; CHECK: movl   12(%esp), %eax
>>> +; CHECK: movl   4(%esp), %ecx
>>> +; CHECK: xsaves (%ecx)
>>> +  call void @llvm.x86.xsaves(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xsaves(i8*, i32, i32)
>>> +
>>> +define void @test_xrstors(i8* %ptr, i32 %hi, i32 %lo) {
>>> +; CHECK-LABEL: test_xrstors
>>> +; CHECK: movl    8(%esp), %edx
>>> +; CHECK: movl    12(%esp), %eax
>>> +; CHECK: movl    4(%esp), %ecx
>>> +; CHECK: xrstors (%ecx)
>>> +  call void @llvm.x86.xrstors(i8* %ptr, i32 %hi, i32 %lo)
>>> +  ret void;
>>> +}
>>> +declare void @llvm.x86.xrstors(i8*, i32, i32)
>>>
>>>
>>> _______________________________________________
>>> llvm-commits mailing list
>>> llvm-commits at lists.llvm.org
>>> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-commits
>>>
>>
>
>
> --
> ~Craig
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151015/8fa42dcf/attachment.html>


More information about the llvm-commits mailing list