[PATCH] D13771: [AArch64]Add support for converting halfword loads into a 32-bit word load

[Jun Bum Lim via llvm-commits]

junbuml created this revision.
junbuml added reviewers: mcrosier, mzolotukhin.
junbuml added a subscriber: llvm-commits.
Herald added subscribers: rengolin, aemerson.

Convert two halfword loads into a single 32-bit word load with bitfield extract
instructions. For example :
  ldrh w0, [x2]
  ldrh w1, [x2, #2]
becomes
  ldr w0, [x2]
  ubfx w1, w0, #16, #16
  ubfx w0, w0, #0, #16

http://reviews.llvm.org/D13771

Files:
  lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  test/CodeGen/AArch64/arm64-ldp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D13771.37481.patch
Type: text/x-patch
Size: 10183 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151015/d5c03bc3/attachment.bin>