[PATCH] D13527: AMDGPU: Exclude SGPRs except m0 from movrel operands

[Matt Arsenault via llvm-commits]

arsenm updated this revision to Diff 37211.
arsenm added a comment.

Only allow for movreld. The test change is apparently still necessary even with isAllocatable = 0 for some reason


http://reviews.llvm.org/D13527

Files:
  lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
  lib/Target/AMDGPU/SIInstrInfo.td
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/AMDGPU/SIRegisterInfo.td
  test/CodeGen/AMDGPU/ds_read2st64.ll
  test/MC/AMDGPU/vop1-err.s
  test/MC/AMDGPU/vop1.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D13527.37211.patch
Type: text/x-patch
Size: 6434 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20151013/ea7eb943/attachment.bin>