[PATCH] D12032: Vector element extraction without stack operations on Power 8

[Nemanja Ivanovic via llvm-commits]

nemanjai updated this revision to Diff 35253.
nemanjai added a comment.

One major drawback identified by wschmidt with the previous patch was that the element being moved was just right justified in the GPR without clearing the high order bits. Basically, the only change is to use the version of the RLDICL instruction that will not only right justify the value, but will clear the other bits too.


Repository:
  rL LLVM

http://reviews.llvm.org/D12032

Files:
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCInstrVSX.td
  lib/Target/PowerPC/PPCVSXCopy.cpp
  test/CodeGen/PowerPC/p8-scalar_vector_conversions.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D12032.35253.patch
Type: text/x-patch
Size: 61922 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150921/ae917349/attachment.bin>