[PATCH] D12828: DAGCombiner::MatchBSwapHWord fix for (t0 | t1) | (t2 | t3)
Andrew Zhogin via llvm-commits
llvm-commits at lists.llvm.org
Sat Sep 12 06:12:02 PDT 2015
andrew.zhogin created this revision.
andrew.zhogin added a reviewer: majnemer.
andrew.zhogin added subscribers: llvm-commits, asl.
Herald added a subscriber: aemerson.
DAGCombiner::MatchBSwapHWord works for ((t0 | t1) | t2) | t3.
But for symmetric case it's broken: (t0 | t1) | (t2 | t3).
This patch fixes it and adds CodeGen test cases for ARM rev16 instruction.
http://reviews.llvm.org/D12828
Files:
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
test/CodeGen/ARM/rev.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D12828.34625.patch
Type: text/x-patch
Size: 3277 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150912/564e991c/attachment.bin>
More information about the llvm-commits
mailing list