[PATCH] D12054: AMDGPU: Allow specifying different opcode on VI for SMRD/SMEM

Tom Stellard via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 21 14:04:35 PDT 2015

Previous message: [llvm] r245735 - [x86] enable machine combiner reassociations for 256-bit vector min/max
Next message: [PATCH] D12054: AMDGPU: Allow specifying different opcode on VI for SMRD/SMEM
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

tstellarAMD accepted this revision.
tstellarAMD added a comment.
This revision is now accepted and ready to land.

LGTM.


http://reviews.llvm.org/D12054

Previous message: [llvm] r245735 - [x86] enable machine combiner reassociations for 256-bit vector min/max
Next message: [PATCH] D12054: AMDGPU: Allow specifying different opcode on VI for SMRD/SMEM
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list