[PATCH] D12149: [AArch64] Turn on by default interleaved access vectorization

[Gerolf Hoflehner via llvm-commits]

I’m not sure about this LG and have a number of questions:

1. Has the review of the actual interleave code been finished?
2. What is the compile-time impact?
3. Could you share detailed performance data on SPEC ref input (per benchmark) and perhaps some other suites you run on a regular basis? 
4. Could count the number of times interleave vectorization per benchmark and see if there is a correlation to the run-time data you measure? 
5. Do you expect impact on other architectures (not just ARM, ARM64 etc.). Data?

Thanks
Gerolf
> On Aug 19, 2015, at 7:12 AM, Renato Golin via llvm-commits <llvm-commits at lists.llvm.org> wrote:
> 
> rengolin accepted this revision.
> rengolin added a reviewer: rengolin.
> rengolin added a comment.
> This revision is now accepted and ready to land.
> 
> LNT is not famous for being accurate. :) And as far as I know, it's not exercising strided access that much, if at all.
> 
> LGTM. Thanks!
> 
> 
> https://urldefense.proofpoint.com/v2/url?u=http-3A__reviews.llvm.org_D12149&d=BQIGaQ&c=eEvniauFctOgLOKGJOplqw&r=PlQHl7sshPU7FSzb4jGZyKbtJGJEL8ML0yYUKuWLs60&m=rIErYDYjsCOFt-iuk9AzjRGVFdw_XEtooTyjLqdpyss&s=rXO0YcSdsyUzT3P2FpONFbfNVX96apmvnAka_RphIVU&e= 
> 
> 
> 
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at lists.llvm.org
> https://urldefense.proofpoint.com/v2/url?u=http-3A__lists.llvm.org_cgi-2Dbin_mailman_listinfo_llvm-2Dcommits&d=BQIGaQ&c=eEvniauFctOgLOKGJOplqw&r=PlQHl7sshPU7FSzb4jGZyKbtJGJEL8ML0yYUKuWLs60&m=rIErYDYjsCOFt-iuk9AzjRGVFdw_XEtooTyjLqdpyss&s=nXsKwA6UaR-BCTa5cWg1S4yoZyfwyVChURkMxyN7YkA&e=