[PATCH] MIR Serialization: Serialize the implicit register flags.

[Alex Lorenz]

The updated patch now follows a more conservative approach, where the machine instruction parser doesn't add the implicit register operands to instructions that don't specify any implicit operands.


REPOSITORY
  rL LLVM

http://reviews.llvm.org/D10709

Files:
  lib/CodeGen/MIRParser/MILexer.cpp
  lib/CodeGen/MIRParser/MILexer.h
  lib/CodeGen/MIRParser/MIParser.cpp
  lib/CodeGen/MIRPrinter.cpp
  test/CodeGen/MIR/X86/expected-register-after-flags.mir
  test/CodeGen/MIR/X86/implicit-register-flag.mir
  test/CodeGen/MIR/X86/register-mask-operands.mir

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D10709.28587.patch
Type: text/x-patch
Size: 8675 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150626/6a5f6df8/attachment.bin>