[PATCH] [AArch64][ARM] Match interleaved memory accesses into ldN/stN/vldN/vstN intrinsics.
Hao Liu
Hao.Liu at arm.com
Tue Jun 23 00:07:43 PDT 2015
http://reviews.llvm.org/D10533
Files:
include/llvm/CodeGen/Passes.h
include/llvm/Target/TargetLowering.h
lib/CodeGen/CMakeLists.txt
lib/CodeGen/InterleavedAccessPass.cpp
lib/Target/AArch64/AArch64ISelLowering.cpp
lib/Target/AArch64/AArch64ISelLowering.h
lib/Target/AArch64/AArch64TargetMachine.cpp
lib/Target/AArch64/AArch64TargetTransformInfo.cpp
lib/Target/AArch64/AArch64TargetTransformInfo.h
lib/Target/ARM/ARMISelLowering.cpp
lib/Target/ARM/ARMISelLowering.h
lib/Target/ARM/ARMTargetMachine.cpp
lib/Target/ARM/ARMTargetTransformInfo.cpp
lib/Target/ARM/ARMTargetTransformInfo.h
lib/Transforms/Vectorize/LoopVectorize.cpp
test/CodeGen/AArch64/aarch64-interleaved-accesses.ll
test/CodeGen/ARM/arm-interleaved-accesses.ll
EMAIL PREFERENCES
http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D10533.28203.patch
Type: text/x-patch
Size: 54320 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150623/8e15a1b5/attachment.bin>
More information about the llvm-commits
mailing list