[PATCH] [AArch64][ARM] Match interleaved memory accesses into ldN/stN/vldN/vstN intrinsics.

[Renato Golin]

================
Comment at: lib/CodeGen/InterleavedAccessPass.cpp:222
@@ +221,3 @@
+
+  DEBUG(dbgs() << "CGP: Found an interleaved load: " << *LI << "\n");
+
----------------
CGP?

http://reviews.llvm.org/D10533

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/