[PATCH] [AArch64][ARM] Match interleaved memory accesses into ldN/stN/vldN/vstN intrinsics.

[Hao Liu]

Updated a new patch refactored according to Silviu's comment.

Review please.

Thanks,
-Hao


================
Comment at: lib/Target/ARM/ARMTargetMachine.cpp:41
@@ -40,1 +40,3 @@
 static cl::opt<bool>
+ARMInterleavedAccessOpt("arm-interleaved-access-opt", cl::Hidden,
+                        cl::desc("Optimize interleaved memory accesses"
----------------
sbaranga wrote:
> Would it be better to only have one switch in the interleave pass instead of having a separate switch in each backend?
> 
> The pass could return when executing runOnFunction if the option is not enabled.
Reasonable.

http://reviews.llvm.org/D10533

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/