[PATCH] [PPC64] Add vector quadword add/sub instructions for POWER8

[Kit Barton]

The changes related to the ABI have been refactored and put into a different patch.
This patch now contains only the 8 new instructions to be added, and the necessary support for the v1i128 type in the intrinsics code.


http://reviews.llvm.org/D9081

Files:
  include/llvm/IR/Intrinsics.td
  include/llvm/IR/IntrinsicsPowerPC.td
  lib/IR/Function.cpp
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCInstrAltivec.td
  test/CodeGen/PowerPC/ppc64-i128-abi.ll
  test/CodeGen/PowerPC/vec_add_sub_quadword.ll
  test/MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt
  test/MC/PowerPC/ppc64-encoding-vmx.s
  utils/TableGen/IntrinsicEmitter.cpp

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D9081.26200.patch
Type: text/x-patch
Size: 20524 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150521/aa1d218b/attachment.bin>