[PATCH] [ARM] Teach the ARM Load Store Optimizer to collapse ldr/str's to ldrd/strd's

[Ranjeet Singh]

This patch adds support to the ARM Load Store Optimizer to generate ldrd/strd's for V7-M class cores. I've adapted code from the AArch64 Load Store Optimizer to implement this optimization in the ARM Load Store Optimizer and I've kept the comments the same in some places. 

This patch will only collapse ldr/str's to ldrd/strd for V7-M, a follow up patch will add support for generating these instruction sequences for V7-AR class cores.

http://reviews.llvm.org/D9298

Files:
  lib/Target/ARM/ARMLoadStoreOptimizer.cpp
  test/CodeGen/ARM/ldrd.ll
  test/CodeGen/Thumb2/aapcs.ll
  test/CodeGen/Thumb2/thumb2-memcpy-ldrd-strd.ll

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D9298.24484.patch
Type: text/x-patch
Size: 15205 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150427/e846984e/attachment.bin>