[PATCH] [AArch64] Adjusts Cortex-A57 machine model to handle zero shift.

Ana Pazos apazos at codeaurora.org
Wed Apr 8 16:40:39 PDT 2015

Previous message: [PATCH] [AArch64] Changes some SchedAlias to WriteRes for Cortex-A57.
Next message: [PATCH] [AArch64] Adjusts Cortex-A57 machine model to handle zero shift.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

I did not detect performance gain in the tests I ran (internal workload), but you are modelling is more precise now. LGTM.


http://reviews.llvm.org/D8043

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/

Previous message: [PATCH] [AArch64] Changes some SchedAlias to WriteRes for Cortex-A57.
Next message: [PATCH] [AArch64] Adjusts Cortex-A57 machine model to handle zero shift.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list