[PATCH] Add support for the Sparc implementation-defined "ASR" registers.

Eric Christopher echristo at gmail.com
Fri Mar 27 14:30:23 PDT 2015


This looks like something that comes from inline assembly, perhaps write some inline assembly in clang, emit llvm IR, copy it to test/CodeGen/Sparc, and make sure we can assemble it? Otherwise if you just want plain assembly you can look at the tests in test/MC/.

-eric


REPOSITORY
  rL LLVM

http://reviews.llvm.org/D8670

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/






More information about the llvm-commits mailing list