[PATCH] Add LLVM support for remaining integer divide and permute instructions from ISA 2.06

Nemanja Ivanovic nemanja.i.ibm at gmail.com
Wed Mar 25 19:02:19 PDT 2015


I've reverted back to using fine grained target features as requested in the last review. Since I am adding more Power7 features, I've condensed the feature list for pwr7 in a similar fashion to the way the feature list for pwr8 was done.


REPOSITORY
  rL LLVM

http://reviews.llvm.org/D8406

Files:
  include/llvm/IR/IntrinsicsPowerPC.td
  lib/Target/PowerPC/PPC.td
  lib/Target/PowerPC/PPCInstr64Bit.td
  lib/Target/PowerPC/PPCInstrInfo.td
  lib/Target/PowerPC/PPCSubtarget.cpp
  lib/Target/PowerPC/PPCSubtarget.h
  lib/Target/PowerPC/README.txt
  test/CodeGen/PowerPC/div-e-32.ll
  test/CodeGen/PowerPC/div-e-all.ll
  test/MC/Disassembler/PowerPC/ppc64-encoding.txt
  test/MC/PowerPC/ppc64-encoding.s

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D8406.22693.patch
Type: text/x-patch
Size: 23075 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150326/0f582ce9/attachment.bin>


More information about the llvm-commits mailing list