[PATCH] [PPC64] Add 64-bit Vector Integer Arithmetic Instructions

[Kit Barton]

Hi hfinkel, wschmidt, seurer, nemanjai,

Add the following 64-bit vector integer arithmetic instructions added in POWER8:
  - vaddudm
  - vsubudm
  - vmulesw
  - vmulosw
  - vmuleuw
  - vmulouw
  - vmuluwm
  - vmaxsd
  - vmaxud
  - vminsd
  - vminud
  - vrld
  - vsld
  - vsrd
  - vsrad

http://reviews.llvm.org/D7959

Files:
  include/llvm/IR/IntrinsicsPowerPC.td
  lib/Target/PowerPC/PPCISelDAGToDAG.cpp
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCInstrAltivec.td
  lib/Target/PowerPC/PPCSchedule.td
  test/CodeGen/PowerPC/vec_add_sub_doubleword.ll
  test/CodeGen/PowerPC/vec_cmpd.ll
  test/CodeGen/PowerPC/vec_minmax.ll
  test/CodeGen/PowerPC/vec_mul_even_odd.ll
  test/CodeGen/PowerPC/vec_rotate_shift.ll
  test/MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt
  test/MC/PowerPC/ppc64-encoding-vmx.s

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D7959.20891.patch
Type: text/x-patch
Size: 53892 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150227/5e7a319c/attachment.bin>