[PATCH] [ARM] Add missing M/R class CPUs

[Bradley Smith]

Some of them will end up with the same feature set (the sc* CPUs for example) so maybe aliases would be best. That said, how do you do aliases and still have them targetable in LLVM? (the only way I know of is to do it at the clang side).

Unless you mean map both CPUs to the same single subtarget feature which then maps to the correct feature set? (One issue with this is that the ARM backend is getting very close to the current 64 subtarget feature limit, I'm wary of introducing more not strictly necessary ones until this is fixed).


REPOSITORY
  rL LLVM

http://reviews.llvm.org/D7668

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/