[PATCH] [PowerPC] Implement the vclz instructions for POWER8

[Kit Barton]

Hi hfinkel, wschmidt, nemanjai, seurer,

Add the vector count leading zeros instruction for byte, halfword, word, and doubleword sizes.
This is a fairly straightforward addition after the changes made for vpopcnt:
1. Add the correct definitions for the various instructions in PPCInstrAltivec.td
2. Make the CTLZ operation legal on vector types when using P8Altivec in PPCISelLowering.cpp

http://reviews.llvm.org/D7427

Files:
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCInstrAltivec.td
  test/CodeGen/PowerPC/vec_clz.ll
  test/MC/Disassembler/PowerPC/ppc64-encoding-vmx.txt
  test/MC/PowerPC/ppc64-encoding-vmx.s

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D7427.19377.patch
Type: text/x-patch
Size: 5888 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20150205/45e6055c/attachment.bin>