[PATCH] Ensure that TCReturn instructions are resolved

Ben Gamari bgamari at gmail.com
Mon Jan 5 09:05:17 PST 2015

Previous message: [llvm] r225181 - [AArch64] Improve codegen of store lane 0 instructions by directly storing the subregister.
Next message: [llvm] r225183 - [AArch64] Improve codegen of store lane instructions by avoiding GPR usage.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

What's going on with the 3.5 merge?


http://reviews.llvm.org/D6445

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/

Previous message: [llvm] r225181 - [AArch64] Improve codegen of store lane 0 instructions by directly storing the subregister.
Next message: [llvm] r225183 - [AArch64] Improve codegen of store lane instructions by avoiding GPR usage.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list