[PATCH] [AArch64] Improve codegen of store lane instructions by avoiding GPR usage

James Molloy james.molloy at arm.com
Mon Jan 5 02:31:09 PST 2015

Previous message: [PATCH] [AArch64] Select lower fsub, fabs pattern to fabd on AArch64
Next message: [PATCH] [AArch64] Improve codegen of store lane instructions by avoiding GPR usage
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This looks good to me, thanks for making the changes!

James


http://reviews.llvm.org/D6202

EMAIL PREFERENCES
  http://reviews.llvm.org/settings/panel/emailpreferences/

Previous message: [PATCH] [AArch64] Select lower fsub, fabs pattern to fabd on AArch64
Next message: [PATCH] [AArch64] Improve codegen of store lane instructions by avoiding GPR usage
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list