[PATCH] combine consecutive subvector 16-byte loads into one 32-byte load (PR21709)
Sanjay Patel
spatel at rotateright.com
Mon Dec 15 14:54:47 PST 2014
Removed 'TODO' comment. Added patterns to match all AVX/AVX2 vector types. Added test cases for each pattern. Please let me know if there's a more efficient way to do this. Thanks!
http://reviews.llvm.org/D6492
Files:
lib/Target/X86/X86InstrInfo.td
lib/Target/X86/X86InstrSSE.td
test/CodeGen/X86/unaligned-32-byte-memops.ll
EMAIL PREFERENCES
http://reviews.llvm.org/settings/panel/emailpreferences/
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D6492.17307.patch
Type: text/x-patch
Size: 11610 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20141215/9fa1e47c/attachment.bin>
More information about the llvm-commits
mailing list