[PATCH] R600/SI: Fix f64 inline immediates
Matt Arsenault
arsenm2 at gmail.com
Tue Dec 2 17:14:36 PST 2014
> On Nov 25, 2014, at 1:04 PM, Matt Arsenault <arsenm2 at gmail.com> wrote:
>
>
>> On Nov 21, 2014, at 1:51 PM, Matt Arsenault <arsenm2 at gmail.com> wrote:
>>
>>
>>> On Nov 16, 2014, at 4:34 AM, Matt Arsenault <arsenm2 at gmail.com> wrote:
>>>
>>>
>>>> On Nov 3, 2014, at 3:59 PM, Matt Arsenault <arsenm2 at gmail.com> wrote:
>>>>
>>>>
>>>>> On Oct 17, 2014, at 1:52 PM, Matt Arsenault <arsenm2 at gmail.com> wrote:
>>>>>
>>>>>
>>>>> On Oct 10, 2014, at 2:08 PM, Matt Arsenault <arsenm2 at gmail.com> wrote:
>>>>>
>>>>>> Hi,
>>>>>>
>>>>>> These allows using double inline immediates which before were split into 2 moves to materialize these
>>>>>>
>>>>>>
>>>>>> <0001-R600-SI-Don-t-verify-constant-bus-usage-of-flag-ops.patch><0002-R600-SI-Fix-f64-inline-immediates.patch><0003-R600-SI-Allow-f64-inline-immediates-in-i64-operands.patch>
>>>>>
>>>>>
>>>>> ping
>>>>
>>>> ping
>>>
>>> Updated patches
>>>
>>>
>>> <0001-R600-SI-Don-t-verify-constant-bus-usage-of-flag-ops.patch><0002-R600-SI-Fix-f64-inline-immediates.patch><0003-R600-SI-Allow-f64-inline-immediates-in-i64-operands.patch>
>>
>>
>> ping
>
>
> Updated patches after SIFoldOperands
>
> <0001-R600-SI-Don-t-verify-constant-bus-usage-of-flag-ops.patch><0002-R600-SI-Handle-physical-registers-in-getOpRegClass.patch><0003-R600-SI-Fix-f64-inline-immediates.patch><0004-R600-SI-Allow-f64-inline-immediates-in-i64-operands.patch>
ping
More information about the llvm-commits
mailing list