[PATCH] Scalarizer for masked vector intrinsics

Elena Demikhovsky elena.demikhovsky at intel.com
Thu Nov 27 04:18:31 PST 2014


Hi hfinkel, anemet, rob.khasanov, jmolloy,

Masked vector intrinsics are a part of common LLVM IR, but they are really supported on AVX2 and AVX-512 targets.  I added a code that translates masked intrinsic for all other targets. The masked vector intrinsic is converted to a chain of scalar operations inside conditional basic blocks.
See more comments and code examples inside.

http://reviews.llvm.org/D6436

Files:
  lib/CodeGen/CodeGenPrepare.cpp
  lib/Target/X86/X86InstrSSE.td
  test/CodeGen/X86/masked_memop.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D6436.16683.patch
Type: text/x-patch
Size: 16733 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20141127/6b636ad5/attachment.bin>


More information about the llvm-commits mailing list