[PATCH] R600/SI: Implement areMemAccessesTriviallyDisjoint
Matt Arsenault
arsenm2 at gmail.com
Wed Sep 10 13:01:56 PDT 2014
Hi,
These implement the new areMemAccessesTriviallyDisjoint and enable AA during scheduling for when misched is enabled
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0001-R600-SI-Set-hasSideEffects-0-on-load-and-store-instr.patch
Type: application/octet-stream
Size: 3482 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140910/c941f952/attachment.obj>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0002-R600-SI-Implement-areMemAccessesTriviallyDisjoint.patch
Type: application/octet-stream
Size: 15732 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140910/c941f952/attachment-0001.obj>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0003-R600-Enable-AA-in-scheduling.patch
Type: application/octet-stream
Size: 1614 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140910/c941f952/attachment-0002.obj>
More information about the llvm-commits
mailing list