[PATCH] [mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used

Daniel Sanders daniel.sanders at imgtec.com
Thu Aug 21 06:25:56 PDT 2014

Previous message: [PATCH] [mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used
Next message: [PATCH] [mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

LGTM

http://reviews.llvm.org/D4981

Previous message: [PATCH] [mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used
Next message: [PATCH] [mips] Don't use odd-numbered float registers for double arguments for fastcc calling convention if FP is 64-bit and +nooddspreg is used
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list