[PATCH] R600/SI: Use register class instead of list of registers
Matt Arsenault
Matthew.Arsenault at amd.com
Fri Aug 1 16:04:52 PDT 2014
I'm not sure if this has any consequence or not. I noticed this while debugging what seems to be selecting the wrong super register class with SRegs sometimes
http://reviews.llvm.org/D4761
Files:
lib/Target/R600/SIRegisterInfo.td
Index: lib/Target/R600/SIRegisterInfo.td
===================================================================
--- lib/Target/R600/SIRegisterInfo.td
+++ lib/Target/R600/SIRegisterInfo.td
@@ -173,7 +173,7 @@
def SGPR_64 : RegisterClass<"AMDGPU", [v2i32, i64], 64, (add SGPR_64Regs)>;
def SReg_64 : RegisterClass<"AMDGPU", [v2i32, i64, i1], 64,
- (add SGPR_64Regs, VCCReg, EXECReg)
+ (add SGPR_64, VCCReg, EXECReg)
>;
def SReg_128 : RegisterClass<"AMDGPU", [v4i32, v16i8], 128, (add SGPR_128)>;
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D4761.12123.patch
Type: text/x-patch
Size: 501 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140801/939027f5/attachment.bin>
More information about the llvm-commits
mailing list