[PATCH] ARM: Tighten up disassembling of MSR mask for M-class

Petr Pavlu petr.pavlu at arm.com
Fri Aug 1 07:38:08 PDT 2014

Previous message: [PATCH] ARM: Tighten up disassembling of MSR mask for M-class
Next message: [PATCH] [mips] Don't use odd-numbered single precision registers for fastcc calling convention if -mno-odd-spreg is used.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

r214505

http://reviews.llvm.org/D4694

Previous message: [PATCH] ARM: Tighten up disassembling of MSR mask for M-class
Next message: [PATCH] [mips] Don't use odd-numbered single precision registers for fastcc calling convention if -mno-odd-spreg is used.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list