[llvm] r213529 - R600/SI: Add isCFDepth0 Predicate to SALU addc pattern
Tom Stellard
thomas.stellard at amd.com
Mon Jul 21 07:01:12 PDT 2014
Author: tstellar
Date: Mon Jul 21 09:01:12 2014
New Revision: 213529
URL: http://llvm.org/viewvc/llvm-project?rev=213529&view=rev
Log:
R600/SI: Add isCFDepth0 Predicate to SALU addc pattern
Modified:
llvm/trunk/lib/Target/R600/SIInstructions.td
Modified: llvm/trunk/lib/Target/R600/SIInstructions.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/R600/SIInstructions.td?rev=213529&r1=213528&r2=213529&view=diff
==============================================================================
--- llvm/trunk/lib/Target/R600/SIInstructions.td (original)
+++ llvm/trunk/lib/Target/R600/SIInstructions.td Mon Jul 21 09:01:12 2014
@@ -1784,13 +1784,21 @@ def : Pat <
(S_MOV_B32 0), sub1)
>;
-} // Predicates = [isSI, isCFDepth0]
-
-let Predicates = [isSI] in {
//===----------------------------------------------------------------------===//
// SOP2 Patterns
//===----------------------------------------------------------------------===//
+// V_ADD_I32_e32/S_ADD_I32 produces carry in VCC/SCC. For the vector
+// case, the sgpr-copies pass will fix this to use the vector version.
+def : Pat <
+ (i32 (addc i32:$src0, i32:$src1)),
+ (S_ADD_I32 $src0, $src1)
+>;
+
+} // Predicates = [isSI, isCFDepth0]
+
+let Predicates = [isSI] in {
+
//===----------------------------------------------------------------------===//
// SOPP Patterns
//===----------------------------------------------------------------------===//
@@ -1854,6 +1862,11 @@ def : Pat <
(V_MOV_B32_e32 0), sub1)
>;
+def : Pat <
+ (addc i32:$src0, i32:$src1),
+ (V_ADD_I32_e32 $src0, $src1)
+>;
+
/********** ======================= **********/
/********** Image sampling patterns **********/
/********** ======================= **********/
@@ -2848,13 +2861,6 @@ def : Pat <
(V_CMP_EQ_I32_e64 (V_AND_B32_e32 (i32 1), $a), 1)
>;
-// V_ADD_I32_e32/S_ADD_I32 produces carry in VCC/SCC. For the vector
-// case, the sgpr-copies pass will fix this to use the vector version.
-def : Pat <
- (i32 (addc i32:$src0, i32:$src1)),
- (S_ADD_I32 $src0, $src1)
->;
-
//============================================================================//
// Miscellaneous Optimization Patterns
//============================================================================//
More information about the llvm-commits
mailing list