[PATCH] [AArch64] Basic Sched Model for Cortex-A57

[Dave Estes]

Hi atrick, apazos, t.p.northover, jmolloy, Jiangning,

Define the numerous SchedWriteRes types specific to Cortex-A57 and
then alias those to the default SchedWrite types. Future work will
more precisely map these specific SchedWriteRes types to instructions
via InstRWs. Additionally basic forwarding and hazards may be modeled.

http://reviews.llvm.org/D4008

Files:
  lib/Target/AArch64/AArch64.td
  lib/Target/AArch64/AArch64SchedA57.td
  lib/Target/AArch64/AArch64SchedA57WriteRes.td
  test/CodeGen/AArch64/arm64-misched-basic-A57.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D4008.10060.patch
Type: text/x-patch
Size: 42358 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140603/c2f992e2/attachment.bin>