[PATCH] [ARM64] Conditionalize CPU specific system registers on subtarget features

[Bradley Smith]

Hi t.p.northover,

Currently there is no conditionalization on any CPU specific system registers hence they are assembled/disassembled when they are not defined (i.e. in the case of Cyclone sysregs for the generic CPU). This patch fixes this by passing the subtarget feature bits through to the system register mappers so that only systems registers valid in the current context are handled.

http://reviews.llvm.org/D3584

Files:
  lib/Target/ARM64/AsmParser/ARM64AsmParser.cpp
  lib/Target/ARM64/Disassembler/ARM64Disassembler.cpp
  lib/Target/ARM64/InstPrinter/ARM64InstPrinter.cpp
  lib/Target/ARM64/Utils/ARM64BaseInfo.cpp
  lib/Target/ARM64/Utils/ARM64BaseInfo.h
  test/MC/ARM64/system-encoding.s
  test/MC/ARM64/target-specific-sysreg.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D3584.9009.patch
Type: text/x-patch
Size: 11065 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140501/7dc2df3f/attachment.bin>