[PATCH] [mips] Add highly experimental support for MIPS-I, MIPS-II, MIPS-III, and MIPS-V

[Daniel Sanders]

These processors will only be available for the integrated assembler at
first (CodeGen will emit a fatal error saying they are not implemented).

The intention is to work through the existing instructions and correctly
annotate the ISA they were added in so that we have a sufficiently good
base to start MIPS64r6 development. MIPS64r6 removes/re-encodes certain
instructions and I believe it is best to define ISA's using set-union's
as far as possible rather than using set-subtraction.

Depends on D3568

http://reviews.llvm.org/D3569

Files:
  lib/Target/Mips/Mips.td
  lib/Target/Mips/MipsSubtarget.cpp
  lib/Target/Mips/MipsSubtarget.h
  test/MC/Mips/mips1/valid-xfail.s
  test/MC/Mips/mips1/valid.s
  test/MC/Mips/mips2/valid-xfail.s
  test/MC/Mips/mips2/valid.s
  test/MC/Mips/mips3/valid-xfail.s
  test/MC/Mips/mips3/valid.s
  test/MC/Mips/mips5/valid-xfail.s
  test/MC/Mips/mips5/valid.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D3569.8976.patch
Type: text/x-patch
Size: 9547 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140430/d7e78523/attachment.bin>