[PATCH] [X86] Enable FeatureFastUAMem for Silvermont processor
Alexey Volkov
avolkov.intel at gmail.com
Thu Mar 6 03:59:26 PST 2014
Hi nadav,
This patch enables fast unaligned memory access feature for Atom Silvermont processor:
unaligned loads and stores are no longer ucoded on Silvermont.
http://llvm-reviews.chandlerc.com/D2982
Files:
lib/Target/X86/X86.td
Index: lib/Target/X86/X86.td
===================================================================
--- lib/Target/X86/X86.td
+++ lib/Target/X86/X86.td
@@ -227,7 +227,7 @@
FeaturePCLMUL, FeatureAES,
FeatureCallRegIndirect,
FeaturePRFCHW,
- FeatureSlowBTMem]>;
+ FeatureSlowBTMem, FeatureFastUAMem]>;
// "Arrandale" along with corei3 and corei5
def : ProcessorModel<"corei7", SandyBridgeModel,
[FeatureSSE42, FeatureCMPXCHG16B, FeatureSlowBTMem,
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D2982.1.patch
Type: text/x-patch
Size: 622 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140306/7c963c50/attachment.bin>
More information about the llvm-commits
mailing list