[PATCH] Stop test/CodeGen/X86/v4i32load-crash.ll targeting non-X86-64 targets.

[Rafael Espíndola]

LGTM

On 25 February 2014 09:11, Daniel Sanders <daniel.sanders at imgtec.com> wrote:
> Fixes an issue where a test attempts to use -mcpu=x86-64 on non-X86-64 targets.
> This triggers an assertion in the MIPS backend since it doesn't know what ABI to
> use by default for unrecognized processors.
>
> http://llvm-reviews.chandlerc.com/D2877
>
> Files:
>   test/CodeGen/X86/v4i32load-crash.ll
>
> Index: test/CodeGen/X86/v4i32load-crash.ll
> ===================================================================
> --- test/CodeGen/X86/v4i32load-crash.ll
> +++ test/CodeGen/X86/v4i32load-crash.ll
> @@ -1,10 +1,11 @@
> -; RUN: llc --mcpu=x86-64 --mattr=ssse3 < %s
> +; RUN: llc --march=x86 --mcpu=x86-64 --mattr=ssse3 < %s
> +; RUN: llc --march=x86-64 --mcpu=x86-64 --mattr=ssse3 < %s
>
>  ;PR18045:
>  ;Issue of selection for 'v4i32 load'.
>  ;This instruction is not legal for X86 CPUs with sse < 'sse4.1'.
>  ;This node was generated by X86ISelLowering.cpp, EltsFromConsecutiveLoads
> -;static function after legilize stage.
> +;static function after legalize stage.
>
>  @e = external global [4 x i32], align 4
>  @f = external global [4 x i32], align 4
>
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits
>