[PATCH] R600/SI: Add tablegen patterns for more addressing modes

[Tom Stellard]

Hi,

These patches add TableGen patterns for a few more addressing modes.  This
should greatly reduce our need to use 64-bit arithmetic for pointer calculations.

Please Review.

Thanks,
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0001-R600-SI-Use-immediates-offsets-for-SMRD-instructions.patch
Type: text/x-diff
Size: 6894 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140131/76a9ede1/attachment.patch>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0002-R600-SI-Add-a-MUBUF-load-pattern-for-Reg-Imm-offsets.patch
Type: text/x-diff
Size: 3473 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140131/76a9ede1/attachment-0001.patch>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0003-R600-SI-Add-a-MUBUF-store-pattern-for-Imm-offsets.patch
Type: text/x-diff
Size: 2570 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140131/76a9ede1/attachment-0002.patch>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0004-R600-SI-Add-a-MUBUF-store-pattern-for-Reg-Imm-offset.patch
Type: text/x-diff
Size: 2917 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20140131/76a9ede1/attachment-0003.patch>