[PATCH] Vector forms of SHL, SRA, and SRL can be constant folded using SimplifyVBinOp too

Daniel Sanders daniel.sanders at imgtec.com
Thu Oct 31 03:45:49 PDT 2013

Previous message: [llvm] r193739 - [AArch64] Make the use of FP instructions optional, but enabled by default.
Next message: [PATCH] Fix illegal DAG produced by SelectionDAG::getConstant() for v2i64 type
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

  ping 2...

http://llvm-reviews.chandlerc.com/D1958

Previous message: [llvm] r193739 - [AArch64] Make the use of FP instructions optional, but enabled by default.
Next message: [PATCH] Fix illegal DAG produced by SelectionDAG::getConstant() for v2i64 type
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list