[PATCH 3/6] [mips][msa] Added cfcmsa, and ctcmsa
Daniel Sanders
Daniel.Sanders at imgtec.com
Tue Aug 27 06:26:01 PDT 2013
- Previous message: [PATCH 2/6] [mips][msa] Added f[cs]af, f[cs]or, f[cs]ueq, f[cs]ul[et], f[cs]une, fsun, ftrunc_[su], hadd_[su], hsub_[su], sr[al]r, sr[al]ri
- Next message: [PATCH 3/6] [mips][msa] Added cfcmsa, and ctcmsa
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
The MSA control registers have been added as reserved registers,
and are only used via ISD::Copy(To|From)Reg. The intrinsics are lowered
into these nodes.
Daniel Sanders
Leading Software Design Engineer, MIPS Processor IP
Imagination Technologies Limited
www.imgtec.com<http://www.imgtec.com/>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130827/df793734/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0003-mips-msa-Added-cfcmsa-and-ctcmsa.patch
Type: application/octet-stream
Size: 15928 bytes
Desc: 0003-mips-msa-Added-cfcmsa-and-ctcmsa.patch
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130827/df793734/attachment.obj>
- Previous message: [PATCH 2/6] [mips][msa] Added f[cs]af, f[cs]or, f[cs]ueq, f[cs]ul[et], f[cs]une, fsun, ftrunc_[su], hadd_[su], hsub_[su], sr[al]r, sr[al]ri
- Next message: [PATCH 3/6] [mips][msa] Added cfcmsa, and ctcmsa
- Messages sorted by:
[ date ]
[ thread ]
[ subject ]
[ author ]
More information about the llvm-commits
mailing list